View MAX703110_4630500.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

general description the max7031 crystal-based, fractional-n transceiver is designed to transmit and receive fsk data at factory- preset carrier frequencies of 308mhz ? , 315mhz, or 433.92mhz with data rates up to 33kbps (manchester encoded) or 66kbps (nrz encoded). this device gen- erates a typical output power of +10dbm into a 50 ? load, and exhibits typical sensitivity of -110dbm. the max7031 features separate transmit and receive pins (paout and lnain) and provides an internal rf switch that can be used to connect the transmit and receive pins to a common antenna. the max7031 transmit frequency is generated by a 16- bit, fractional-n, phase-locked loop (pll), while the receiver? local oscillator (lo) is generated by an inte- ger-n pll. this hybrid architecture eliminates the need for separate transmit and receive crystal reference oscillators because the fractional-n pll is preset to be 10.7mhz above the receive lo. retaining the fixed-n pll for the receiver avoids the higher current-drain requirements of a fractional-n pll and keeps the receiver current drain as low as possible. the fractional-n architecture of the max7031 transmit pll allows the transmit fsk signal to be preset for exact frequency deviations, and completely eliminates the problems associated with oscillator-pulling fsk sig- nal generation. all frequency-generation components are integrated on-chip, and only a crystal, a 10.7mhz if filter, and a few discrete components are required to implement a complete antenna/digital data solution. the max7031 is available in a small, 5mm x 5mm, 32- pin, thin qfn package, and is specified to operate in the automotive -40? to +125? temperature range. ? consult factory for availability. applications 2-way remote keyless entry security systems home automation remote controls remote sensing smoke alarms garage-door openers local telemetry systems features +2.1v to +3.6v or +4.5v to +5.5v single-supply operation single-crystal transceiver factory-preset frequency (no serial interface required) fsk modulation factory-preset fsk frequency deviation +10dbm output power into 50? load integrated tx/rx switch integrated transmit and receive pll, vco, and loop filter > 45db image rejection typical rf sensitivity*: -110dbm selectable if bandwidth with external filter rssi output with high dynamic range < 12.5ma transmit-mode current < 6.7ma receive-mode current < 800na shutdown current fast-on startup feature, < 250 s small, 32-pin, thin qfn package max7031 low-cost, 308mhz, 315mhz, and 433.92mhz fsk transceiver with fractional-n pll ________________________________________________________________ maxim integrated products 1 ordering information 19-3707; rev 3; 11/10 for pricing, delivery, and ordering information, please contact maxim direct at 1-888-629-4642, or visit maxim? website at www.maxim-ic.com. part temp range pin-package max7031_atj__+ -40? to +125? 32 thin qfn-ep** * 0.2% ber, 4kbps manchester-encoded data, 280khz if bw + denotes a lead(pb)-free/rohs-compliant package. ** ep = exposed pad. note: the max7031 is available with factory-preset operating frequencies. see the selector guide for complete part num- bers. pin configuration, selector guide, typical application circuit, and functional diagram appear at end of data sheet.
max7031 low-cost, 308mhz, 315mhz, and 433.92mhz fsk transceiver with fractional-n pll 2 _______________________________________________________________________________________ absolute maximum ratings stresses beyond those listed under ?bsolute maximum ratings?may cause permanent damage to the device. these are stress rating s only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specificatio ns is not implied. exposure to absolute maximum rating conditions for extended periods may affect device reliability. hvin to gnd .........................................................-0.3v to +6.0v pavdd, avdd, dvdd to gnd..............................-0.3v to +4.0v enable, t/ r , data, agc0, agc1, autocal to gnd ...............................-0.3v to (v hvin + 0.3)v all other pins to gnd .............................-0.3v to (v _vdd + 0.3)v continuous power dissipation (t a = +70?) 32-pin thin qfn (derate 21.3mw/? above +70?).............................................................1702mw operating temperature range .........................-40? to +125? storage temperature range .............................-65? to +150? lead temperature (soldering, 10s) .................................+300? soldering temperature (reflow) .......................................+260? dc electrical characteristics ( typical application circuit , 50 ? system impedance, v pav dd = v av dd = v dv dd = v hv in = +2.1v to +3.6v, f rf = 308mhz, 315mhz, or 433.92mhz, t a = -40? to +125?, unless otherwise noted. typical values are at v pav dd = v av dd = v dv dd = v hv in = +2.7v, t a = +25?, unless otherwise noted.) (note 1) parameter symbol conditions min typ max units supply voltage (3v mode) v dd hvin, pavdd, avdd, and dvdd connected to power supply 2.1 2.7 3.6 v supply voltage (5v mode) v hvin pavdd, avdd, and dvdd unconnected from hvin, but connected together 4.5 5.0 5.5 v f rf = 315mhz 11.6 19.1 transmit mode (note 2) f rf = 434mhz 12.4 20.4 receiver 315mhz 6.4 8.4 receiver 434mhz 6.7 8.7 ma deep-sleep (3v mode) 0.8 8.8 t a < +85?, typ at +25? (note 3) deep-sleep (5v mode) 2.4 10.9 ? receiver 315mhz 6.8 8.7 receiver 434mhz 7.0 8.8 ma deep-sleep (3v mode) 8.0 34.2 supply current i dd t a < +125?, typ at +125? (note 2) deep-sleep (5v mode) 14.9 39.3 ? voltage regulator v reg v hvin = 5v, i load = 15ma 3.0 v digital i/o input-high threshold v ih (note 2) 0.9 x v hvin v input-low threshold v il (note 2) 0.1 x v hvin v pulldown sink current agc0-1, autocal, enable, t/ r , data (v hvin = 5.5v) 20 ? output low voltage v ol i sink = 500? 0.15 v output high voltage v oh i source = 500? v hvin - 0.26 v
max7031 low-cost, 308mhz, 315mhz, and 433.92mhz fsk transceiver with fractional-n pll _______________________________________________________________________________________ 3 ac electrical characteristics ( typical application circuit , 50 ? system impedance, v pav dd = v av dd = v dv dd = v hv in = +2.1v to +3.6v, f rf = 308mhz, 315mhz. or 433.92mhz, t a = -40? to +125?, unless otherwise noted. typical values are at v pav dd = v av dd = v dv dd = v hv in = +2.7v, t a = +25?, unless otherwise noted.) (note 1) parameter symbol conditions min typ max units general characteristics frequency range 308/315/433.92 mhz maximum input level p rfin 0 dbm f rf = 315mhz 32 transmit efficiency (note 5) f rf = 434mhz 30 % enable or t/ r transition low to high, transmitter frequency settled to within 50khz of the desired carrier 200 enable or t/ r transition low to high, transmitter frequency settled to within 5khz of the desired carrier 350 power-on time t on enable transition low to high, or t/ r transition high to low, receiver startup time (note 4) 250 ? receiver 315mhz -110 sensitivity 0.2% ber, 4kbps manchester data rate, 280khz if bw, fsk ?0khz deviation 434mhz -107 dbm image rejection 46 db power amplifier t a = +25? (note 3) 4.6 10.0 15.5 t a = +125?, v pavdd = v avdd = v dvdd = v hvin = +2.1v (note 2) 3.9 6.7 output power p out t a = -40?, v pavdd = v avdd = v dvdd = v hvin = +3.6v (note 3) 13.1 15.8 dbm maximum carrier harmonics with output matching network -40 dbc reference spur -50 dbc phase-locked loop transmit vco gain k vco 340 mhz/v 10khz offset, 200khz loop bw -68 transmit pll phase noise 1mhz offset, 200khz loop bw -98 dbc/hz receive vco gain 340 mhz/v 10khz offset, 500khz loop bw -80 receive pll phase noise 1mhz offset, 500khz loop bw -90 dbc/hz transmit pll 200 loop bandwidth receive pll 500 khz
max7031 low-cost, 308mhz, 315mhz, and 433.92mhz fsk transceiver with fractional-n pll 4 _______________________________________________________________________________________ ac electrical characteristics (continued) ( typical application circuit , 50 ? system impedance, v pav dd = v av dd = v dv dd = v hv in = +2.1v to +3.6v, f rf = 308mhz, 315mhz. or 433.92mhz, t a = -40? to +125?, unless otherwise noted. typical values are at v pav dd = v av dd = v dv dd = v hv in = +2.7v, t a = +25?, unless otherwise noted.) (note 1) parameter symbol conditions min typ max units reference frequency input level 0.5 v p-p low-noise amplifier/mixer (note 7) f rf = 315mhz 1 - j4.7 lna input impedance z inlna normalized to 50 ? f rf = 434mhz 1 - j3.3 f rf = 315mhz 50 high-gain state f rf = 434mhz 45 f rf = 315mhz 13 voltage-conversion gain low-gain state f rf = 434mhz 9 db high-gain state -42 input-referred 3rd-order intercept point iip3 low-gain state -6 dbm mixer output impedance 330 ? lo signal feedthrough to antenna -100 dbm rssi input impedance 330 ? operating frequency f if 10.7 mhz 3db bandwidth 10 mhz gain 15 mv/db fsk demodulator conversion gain 2.0 mv/khz analog baseband maximum data filter bandwidth 50 khz maximum data slicer bandwidth 100 khz maximum peak detector bandwidth 50 khz manchester coded 33 maximum data rate nonreturn to zero (nrz) 66 kbps crystal oscillator crystal frequency f xtal (f rf - 10.7) / 24 mhz frequency pulling by v dd 2 ppm/v crystal load capacitance (note 6) 4.5 pf
max7031 low-cost, 308mhz, 315mhz, and 433.92mhz fsk transceiver with fractional-n pll _______________________________________________________________________________________ 5 ac electrical characteristics (continued) ( typical application circuit , 50 ? system impedance, v pav dd = v av dd = v dv dd = v hv in = +2.1v to +3.6v, f rf = 308mhz, 315mhz. or 433.92mhz, t a = -40? to +125?, unless otherwise noted. typical values are at v pav dd = v av dd = v dv dd = v hv in = +2.7v, t a = +25?, unless otherwise noted.) (note 1) note 1: supply current, output power, and efficiency are greatly dependent on board layout and paout match. note 2: 100% tested at t a = +125?. guaranteed by design and characterization over temperature. note 3: guaranteed by design and characterization. not production tested. note 4: time for final signal detection; does not include baseband filter settling. note 5: efficiency = p out /(v dd x i dd ). note 6: dependent on pcb trace capacitance. note 7: input impedance is measured at the lnain pin. note that the impedance at 315mhz includes the 12nh inductive degenera- tion from the lna source to ground. the impedance at 434mhz includes a 10nh inductive degeneration connected from the lna source to ground. the equivalent input circuit is 50 ? in series with ~2.2pf. the voltage conversion is measured with the lna input-matching inductor, the degeneration inductor, and the lna/mixer tank in place, and does not include the if filter insertion loss. typical operating characteristics ( typical operating circuit , v pavdd = v avdd = v dvdd = v hvin = +3.0v, f rf = 433.92mhz, if bw = 280khz. 4kbps manchester encoded, 0.2% ber deviation = ?0khz, t a = +25?, unless otherwise noted.) supply current vs. supply voltage max7031 toc01 supply voltage (v) supply current (ma) 3.3 3.0 2.7 2.4 6.2 6.4 6.6 6.8 7.0 7.2 7.4 6.0 2.1 3.6 +85 c +125 c +25 c -40 c supply current vs. rf frequency fsk mode max7030 toc02 rf frequency (mhz) supply current (ma) 425 400 325 350 375 6.5 6.6 6.7 6.8 6.9 7.0 6.4 300 450 +85 c +125 c +25 c -40 c deep-sleep current vs. temperature max7031 toc03 temperature ( c) deep-sleep current ( a) 110 85 35 60 -10 -15 2 4 6 8 10 12 14 16 18 0 -40 v cc = +3.6v v cc = +3.0v v cc = +2.1v receiver
max7031 low-cost, 308mhz, 315mhz, and 433.92mhz fsk transceiver with fractional-n pll 6 _______________________________________________________________________________________ bit-error rate vs. average input power max7031 toc04 average input power (dbm) bit-error rate (%) -108 -106 -110 -112 -114 0.1 1 10 100 0.01 -116 -104 280khz if bw f rf = 434mhz f rf = 315mhz 0.2% ber sensitivity vs. temperature temperature ( c) sensitivity (dbm) 110 85 60 35 10 -15 -110 -108 -106 -104 -102 -100 -112 -40 max7031 toc05 280khz if bw 0.2% ber f rf = 434mhz f rf = 315mhz frequency deviation (khz) 10 -106 -104 -102 -100 -98 -96 -94 -108 1 100 sensitivity vs. frequency deviation sensitivity (dbm) max7031 toc06 280khz if bw 0.2% ber rssi vs. rf input power max7031 toc07 rf input power (dbm) rssi (v) -10 -30 -70 -50 -90 -110 0.2 0.4 0.6 0.8 1.0 1.2 1.4 1.6 1.8 0 -130 10 low-gain mode high-gain mode agc switch point agc hysteresis: 3db rssi and delta vs. if input power max7031 toc08 if input power (dbm) rssi (v) -10 -30 -50 -70 0.3 0.6 0.9 1.2 1.5 1.8 2.1 0 -90 10 -2.5 -1.5 -0.5 0.5 1.5 2.5 3.5 -3.5 delta (%) rssi delta fsk demodulator output vs. if frequency max7031 toc09 if frequency (mhz) fsk demodulator output (v) 10.9 10.8 10.7 10.6 10.5 0.4 0.8 1.2 1.6 0 10.4 11.0 system gain vs. if frequency max7031 toc10 if frequency (mhz) system gain (dbm) 25 20 15 10 5 -10 0 10 20 30 40 50 -20 030 lower sideband upper sideband from rfin to mixout f rf = 434mhz 45db image rejection image rejection vs. temperature max7031 toc11 temperature ( c) image rejection (db) 110 85 60 35 10 -15 44 46 48 42 -40 f rf = 434mhz f rf = 315mhz normalized if gain vs. if frequency max7031 toc12 if frequency (mhz) normalized if gain (db) 10 -16 -12 -8 -4 0 -20 1 100 typical operating characteristics (continued) ( typical operating circuit , v pavdd = v avdd = v dvdd = v hvin = +3.0v, f rf = 433.92mhz, if bw = 280khz. 4kbps manchester encoded, 0.2% ber deviation = ?0khz, t a = +25?, unless otherwise noted.) receiver
max7031 low-cost, 308mhz, 315mhz, and 433.92mhz ask transceiver with fractional-n pll _______________________________________________________________________________________ 7 s11 smith plot of rfin max7031 toc14 434mhz 500mhz 400mhz input impedance vs. inductive degeneration max7031 toc15 inductive degeneration (nh) real impedance ( ? ) 10 30 40 50 60 70 80 90 20 imaginary impedance ( ? ) -280 -270 -260 -250 -240 -230 -220 -290 1100 f rf = 315mhz imaginary impedance real impedance input impedance vs. inductive degeneration max7031 toc16 inductive degeneration (nh) real impedance ( ? ) 10 30 40 50 60 70 80 90 20 imaginary impedance ( ? ) -210 -200 -190 -180 -170 -160 -150 -220 1100 f rf = 434mhz imaginary impedance real impedance phase noise vs. offset frequency max7031 toc17 offset frequency (hz) phase noise (dbc/hz) 1m 100k 10k 1k -110 -100 -90 -80 -70 -60 -50 -120 100 10m f rf = 315mhz phase noise vs. offset frequency max7031 toc18 offset frequency (hz) phase noise (dbc/hz) 1m 100k 10k 1k -110 -100 -90 -80 -70 -60 -50 -120 100 10m f rf = 434mhz typical operating characteristics (continued) ( typical operating circuit , v pavdd = v avdd = v dvdd = v hvin = +3.0v, f rf = 433.92mhz, if bw = 280khz. 4kbps manchester encoded, 0.2% ber deviation = ?0khz, t a = +25?, unless otherwise noted.) receiver s11 vs. rf frequency max7031 toc13 rf frequency (mhz) s11 (db) 450 400 350 300 250 -18 -12 -6 0 -24 200 500 433.92mhz
max7031 low-cost, 308mhz, 315mhz, and 433.92mhz fsk transceiver with fractional-n pll 8 _______________________________________________________________________________________ typical operating characteristics (continued) ( typical operating circuit , v pavdd = v avdd = v dvdd = v hvin = +3.0v, f rf = 433.92mhz, if bw = 280khz. 4kbps manchester encoded, 0.2% ber deviation = ?0khz, t a = +25?, unless otherwise noted.) supply current vs. supply voltage max7031 toc19 supply voltage (v) supply current (ma) 3.3 3.0 2.7 2.4 10 12 14 16 8 2.1 3.6 f rf = 315mhz t a = +85 c t a = +125 c t a = -40 c t a = +25 c supply current (ma) 11 13 15 17 9 supply current vs. supply voltage max7031 toc20 supply voltage (v) 3.3 3.0 2.7 2.4 2.1 3.6 f rf = 434mhz t a = +85 c t a = +125 c t a = -40 c t a = +25 c supply current vs. output power max7031 toc21 average output power (dbm) supply current (ma) 6 2 -10 -6 -2 5 6 7 8 9 10 11 12 4 -14 10 f rf = 315mhz supply current vs. output power max7031 toc22 average output power (dbm) supply current (ma) 6 2 -10 -6 -2 5 6 7 8 9 10 11 12 13 14 -14 10 f rf = 434mhz output power vs. supply voltage max7031 toc 23 supply voltage (v) output power (dbm) 3.3 3.0 2.7 2.4 6 8 10 12 14 4 2.1 3.6 f rf = 315mhz t a = +85 c t a = +125 c t a = +25 c t a = -40 c output power (dbm) 6 8 10 12 14 4 output power vs. supply voltage max7030 toc24 supply voltage (v) 3.3 3.0 2.7 2.4 2.1 3.6 t a = +85 c t a = +125 c t a = +25 c t a = -40 c f rf = 434mhz efficiency vs. supply voltage max7031 toc25 supply voltage (v) effficiency (%) 3.3 3.0 2.7 2.4 25 30 35 40 20 2.1 3.6 t a = +85 c t a = +125 c t a = +25 c t a = -40 c f rf = 315mhz efficiency vs. supply voltage max7031 toc26 supply voltage (v) effficiency (%) 3.3 3.0 2.7 2.4 25 30 35 40 20 2.1 3.6 t a = +85 c t a = +125 c t a = +25 c t a = -40 c f rf = 434mhz transmitter
max7031 low-cost, 308mhz, 315mhz, and 433.92mhz ask transceiver with fractional-n pll _______________________________________________________________________________________ 9 phase noise vs. offset frequency (transmit mode) max7031 toc27 offset frequency (hz) phase noise (dbc/hz) 1m 100k 10k 1k -130 -120 -110 -100 -90 -80 -70 -60 -50 -40 -140 100 10m f rf = 315mhz phase noise vs. offset frequency (transmit mode) max7031 toc28 offset frequency (hz) phase noise (dbc/hz) -130 -120 -110 -100 -90 -80 -70 -60 -50 -40 -140 f rf = 434mhz 1m 100k 10k 1k 100 10m reference spur magnitude vs. supply voltage max7031 toc29 supply voltage (v) reference spur magnitude (dbc) 3.3 3.0 2.7 2.4 -65 -60 -55 -50 -45 -40 -70 2.1 3.6 434mhz 315mhz -8 -6 -4 -2 0 2 4 6 8 10 -10 frequency stability vs. supply voltage max7031 toc30 supply voltage (v) frequency stability (ppm) 3.3 3.0 2.7 2.4 2.1 3.6 f rf = 434mhz f rf = 315mhz typical operating characteristics (continued) ( typical operating circuit , v pavdd = v avdd = v dvdd = v hvin = +3.0v, f rf = 433.92mhz, if bw = 280khz. 4kbps manchester encoded, 0.2% ber deviation = ?0khz, t a = +25?, unless otherwise noted.) transmitter
max7031 low-cost, 308mhz, 315mhz, and 433.92mhz fsk transceiver with fractional-n pll 10 ______________________________________________________________________________________ pin description pin name function 1 pavdd power-amplifier supply voltage. bypass to gnd with 0.01? and 220pf capacitors placed as close as possible to the pin. 2rout envelope-shaping output. rout controls the power-amplifier envelope? rise and fall times. connect rout to the pa pullup inductor or optional power-adjust resistor. bypass the inductor to gnd as close as possible to the inductor with 680pf and 220pf capacitors as shown in the typical application circuit . 3 tx/rx1 transmit/receive switch throw. drive t/ r high to short tx/rx1 to tx/rx2. drive t/ r low to disconnect tx/rx1 from tx/rx2. functionally identical to tx/rx2. 4 tx/rx2 transmit/receive switch pole. typically connected to ground. see the typical application circuit . 5 paout power-amplifier output. requires a pullup inductor to the supply voltage (or rout if envelope shaping is desired), which can be part of the output-matching network to an antenna. 6 avdd analog power-supply voltage. avdd is connected to an on-chip +3.0v regulator in 5v operation. bypass avdd to gnd with a 0.1? and 220pf capacitor placed as close as possible to the pin. 7 lnain low-noise amplifier input. must be ac-coupled. 8 lnasrc low-noise amplifier source for external inductive degeneration. connect an inductor to gnd to set the lna input impedance. 9 lnaout low-noise amplifier output. must be connected to avdd through a parallel lc tank filter. ac-couple to mixin+. 10 mixin+ noninverting mixer input. must be ac-coupled to the lna output. 11 mixin- inverting mixer input. bypass to avdd with a capacitor as close as possible to the lna lc tank filter. 12 mixout 330 ? mixer output. connect to the input of the 10.7mhz filter. 13 ifin- inverting 330 ? if limiter amplifier input. bypass to gnd with a capacitor. 14 ifin+ noninverting 330 ? if limiter amplifier input. connect to the output of the 10.7mhz if filter. 15 pdmin minimum-level peak detector for demodulator output 16 pdmax maximum-level peak detector for demodulator output 17 ds- inverting data slicer input 18 ds+ noninverting data slicer input 19 op+ noninverting op-amp input for the sallen-key data filter 20 df data-filter feedback node. input for the feedback capacitor of the sallen-key data filter. 21 rssi buffered received-signal-strength-indicator output 22 t/ r transmit/ receive . drive high to put the device in transmit mode. drive low or leave unconnected to put the device in receive mode. it is internally pulled down. 23 enable enable. drive high for normal operation. drive low or leave unconnected to put the device into shutdown mode. 24 data receiver data output/transmitter data input 25 n.c. no connection. do not connect to this pin. 26 dvdd digital power-supply voltage. bypass to gnd with a 0.01? and 220pf capacitor placed as close as possible to the pin. 27 hvin high-voltage supply input. for 3v operation, connect hvin to avdd, pavdd, and dvdd. for 5v operation, connect only hvin to 5v. bypass hvin to gnd with a 0.01? and 220pf capacitor placed as close as possible to the pin.
max7031 low-cost, 308mhz, 315mhz, and 433.92mhz fsk transceiver with fractional-n pll ______________________________________________________________________________________ 11 detailed description the max7031 308mhz, 315mhz, and 433.92mhz cmos transceiver and a few external components pro- vide a complete transmit and receive chain from the antenna to the digital data interface. this device is designed for transmitting and receiving fsk data. all transmit frequencies are generated by a fractional-n- based synthesizer, allowing for very fine frequency steps in increments of f xtal /4096. the receive local oscillator (lo) is generated by a traditional integer-n- based synthesizer. depending on component selec- tion, data rates as high as 33kbps (manchester encoded) or 66kbps (nrz encoded) can be achieved. receiver low-noise amplifier (lna) the lna is a cascode amplifier with off-chip inductive degeneration that achieves approximately 30db of volt- age gain that is dependent on both the antenna-match- ing network at the lna input, and the lc tank network between the lna output and the mixer inputs. the off-chip inductive degeneration is achieved by con- necting an inductor from lnasrc to agnd. this induc- tor sets the real part of the input impedances at lnain, allowing for a more flexible match for low-input imped- ances such as a pcb trace antenna. a nominal value for this inductor with a 50 ? input impedance is 12nh at 315mhz and 10nh at 434mhz, but the inductance is affected by pcb trace length. lnasrc can be shorted to ground to increase sensitivity by approximately 1db, but the input match must then be reoptimized. the lc tank filter connected to lnaout consists of l5 and c9 (see the typical application circuit ). select l5 and c9 to resonate at the desired rf input frequency. the resonant frequency is given by: where l total = l5 + l parasitics and c total = c9 + c parasitics . l parasitics and c parasitics include inductance and capacitance of the pcb traces, package pins, mixer input impedance, lna output impedance, etc. these parasitics at high frequencies cannot be ignored, and can have a dramatic effect on the tank filter center fre- quency. lab experimentation should be done to opti- mize the center frequency of the tank. the parasitic capacitance is generally 5pf to 7pf. automatic gain control (agc) when the agc is enabled, it monitors the rssi output. when the rssi output reaches 1.28v, which corre- sponds to an rf input level of approximately -55dbm, the agc switches on the lna gain-reduction attenua- tor. the attenuator reduces the lna gain by 36db, thereby reducing the rssi output by about 540mv to 740mv. the lna resumes high-gain mode when the rssi output level drops back below 680mv (approxi- mately -59dbm at the rf input) for a programmable interval called the agc dwell time (see table 1). the agc has a hysteresis of approximately 4db. with the agc function, the rssi dynamic range is increased. agc is not necessary for most fsk applications. agc dwell time settings the agc dwell timer holds the agc in a low-gain state for a set amount of time after the power level drops below the agc switching threshold. after that set amount of time, if the power level is still below the agc threshold, the lna goes into high-gain state. f lc total total = 1 2 pin description (continued) pin name function 28 autocal enable (logic-high) to allow fsk demodulator calibration. bypass to gnd with a 10pf capacitor. 29 agc1 agc enable/dwell time control 1. see table 1. bypass to gnd with a 10pf capacitor. 30 agc0 agc enable/dwell time control 0 (lsb). see table 1. bypass to gnd with a 10pf capacitor. 31 xtal1 crystal input 1. bypass to gnd if xtal2 is driven by an ac-coupled external reference. 32 xtal2 crystal input 2. xtal2 can be driven from an external ac-coupled reference. ep exposed pad. solder evenly to the board? ground plane for proper operation.
max7031 low-cost, 308mhz, 315mhz, and 433.92mhz fsk transceiver with fractional-n pll 12 ______________________________________________________________________________________ the max7031 uses the two agc control pins (agc0 and agc1) to enable or disable the agc and set three user-controlled dwell timer settings. the agc dwell time is dependent on the crystal frequency and the bit settings of the agc control pins. to calculate the dwell time, use the following equation: where k is an integer in decimal, determined by the control pin settings shown in table 1. for example, a receiver operating at 315mhz has a crystal oscillator frequency of 12.679mhz. for k = 11 (agc setting = 0, 1), the dwell timer is 162?; for k = 14 (agc setting = 1, 0), the dwell timer is 1.3ms; for k = 20 (agc setting = 1, 1), the dwell time is 83ms. mixer a unique feature of the max7031 is the integrated image rejection of the mixer. this eliminates the need for a costly front-end saw filter for many applications. the advantage of not using a saw filter is increased sensitivity, simplified antenna matching, less board space, and lower cost. the mixer cell is a pair of double-balanced mixers that perform an iq downconversion of the rf input to the 10.7mhz intermediate frequency (if) with low-side injection (i.e., f lo = f rf - f if ). the image-rejection circuit then combines these signals to achieve a typical 46db of image rejection over the full temperature range. low- side injection is required as high-side injection is not possible due to the on-chip image rejection. the if out- put is driven by a source follower, biased to create a driving impedance of 330 ? to interface with an off-chip 330 ? ceramic if filter. the voltage conversion gain dri- ving a 330 ? load is approximately 20db. note that the mixin+ and mixin- inputs are functionally identical. integer-n, phase-locked loop (pll) the max7031 utilizes a fixed integer-n pll to generate the receive lo. all pll components, including the loop filter, voltage-controlled oscillator, charge pump, asyn- chronous 24x divider, and phase-frequency detector are internal. the loop bandwidth is approximately 500khz. the relationship between rf, if, and reference frequencies is given by: f ref = (f rf - f if )/24 intermediate frequency (if) the if section presents a differential 330 ? load to pro- vide matching for the off-chip ceramic filter. the internal six ac-coupled limiting amplifiers produce an overall gain of approximately 65db, with a bandpass filter-type response centered near the 10.7mhz if frequency with a 3db bandwidth of approximately 10mhz. the rssi circuit demodulates the if to baseband by producing a dc output proportional to the log of the if signal level with a slope of approximately 15mv/db. fsk demodulator the fsk demodulator uses an integrated 10.7mhz pll that tracks the input rf modulation and converts the frequency deviation into a voltage difference. the pll is illustrated in figure 1. the input to the pll comes from the output of the if limiting amplifiers. the pll control voltage responds to changes in the frequency of the input signal with a nominal gain of 2.0mv/khz. for example, an fsk peak-to-peak deviation of 50khz dwell time f k xtal = 2 loop filter phase detector if limiting amps to fsk baseband filter and data slicer 10.7mhz vco 2.0mv/khz charge pump figure 1. fsk demodulator pll block diagram max7031 fsk demod 100k ? c f2 c f1 100k ? df op+ ds+ figure 2. sallen-key lowpass data filter agc1 agc0 description 0 0 agc disabled, high gain selected 01 k = 11, short dwell time 10 k = 14, medium dwell time 11 k = 20, long dwell time table 1. agc dwell time settings for max7031
max7031 low-cost, 308mhz, 315mhz, and 433.92mhz fsk transceiver with fractional-n pll ______________________________________________________________________________________ 13 generates a 100mv p-p signal on the control line. this control voltage is then filtered and sliced by the base- band circuitry. the fsk demodulator pll requires calibration to over- come variations in process, voltage, and temperature. this is done by cycling the enable pin when the autocal pin is a logic 1. if the autocal pin is a logic 0, calibration cannot occur. data filter the data filter for the demodulated data is implemented as a 2nd-order, lowpass sallen-key filter. the pole locations are set by the combination of two on-chip resistors and two external capacitors. adjusting the value of the external capacitors changes the corner fre- quency to optimize for different data rates. set the cor- ner frequency in khz to approximately 2 times the fastest expected manchester data rate in kbps from the transmitter (1.0 times the fastest expected nrz data rate). keeping the corner frequency near the data rate rejects any noise at higher frequencies, resulting in an increase in receiver sensitivity. the configuration shown in figure 2 can create a butterworth or bessel response. the butterworth filter offers a very-flat-amplitude response in the passband and a rolloff rate of 40db/decade for the two-pole filter. the bessel filter has a linear phase response, which works well for filtering digital data. to calculate the value of the capacitors, use the following equations, along with the coefficients in table 2: where f c is the desired 3db corner frequency. for example, choose a butterworth filter response with a corner frequency of 5khz: choosing standard capacitor values changes c f1 to 470pf and c f2 to 220pf. in the typical application circuit , c f1 and c f2 are named c16 and c17, respectively. c k khz pf c k khz pf f f 1 2 1 000 1 414 100 3 14 5 450 1 414 4 100 3 14 5 225 = = . ( . )( )( . )( ) . ( )( )( . )( ) ? ? c b ak f c a kf f c f c 1 2 100 4 100 = ? = ? ()()() ()()() filter type a b butterworth (q = 0.707) 1.414 1.000 bessel (q = 0.577) 1.3617 0.618 table 2. coefficients to calculate c f1 and c f2 max7031 c ds- ds+ r data slicer data figure 3. generating data slicer threshold using a lowpass filter max7031 c pdmax pdmin r c r data slicer data peak det peak det figure 4. generating data slicer threshold using the peak detectors
max7031 low-cost, 308mhz, 315mhz, and 433.92mhz fsk transceiver with fractional-n pll 14 ______________________________________________________________________________________ data slicer the data slicer takes the analog output of the data filter and converts it to a digital signal. this is achieved by using a comparator and comparing the analog input to a threshold voltage. the threshold voltage is set by the voltage on the ds- pin, which is connected to the nega- tive input of the data-slicer comparator. numerous configurations can be used to generate the data-slicer threshold. for example, the circuit in figure 3 shows a simple method using only one resistor and one capacitor. this configuration averages the analog output of the filter and sets the threshold to approxi- mately 50% of that amplitude. with this configuration, the threshold automatically adjusts as the analog signal varies, minimizing the possibility for errors in the digital data. the values of r and c affect how fast the thresh- old tracks the analog amplitude. be sure to keep the corner frequency of the rc circuit much lower (about 10 times) than the lowest expected data rate. with this configuration, a long string of nrz zeros or ones can cause the threshold to drift. this configuration works best if a coding scheme, such as manchester coding, which has an equal number of zeros and ones, is used. figure 4 shows a configuration that uses the positive and negative peak detectors to generate the threshold. this configuration sets the threshold to the midpoint between a high output and a low output of the data filter. peak detectors the maximum peak detector (pdmax) and minimum peak detector (pdmin), with resistors and capacitors shown in figure 4, create dc output voltages equal to the high- and low-peak values of the filtered demodulat- ed signal. the resistors provide a path for the capaci- tors to discharge, allowing the peak detectors to dynamically follow peak changes of the data filter out- put voltages. the maximum and minimum peak detectors can be used together to form a data slicer threshold voltage at a value midway between the maximum and minimum voltage levels of the data stream (see the data slicer section and figure 4). set the rc time constant of the peak-detector combining network to at least 5 times the data period. if there is an event that causes a significant change in the magnitude of the baseband signal, such as an agc gain switch or a power-up transient, the peak detectors may ?atch?a false level. if a false peak is detected, the slicing level is incorrect. the max7031 peak detec- tors correct these problems by temporarily tracking the incoming baseband filter voltage when an agc state switch occurs, or by forcing the peak detectors to track the baseband filter output voltage until all internal cir- cuits are stable following an enable pin low-to-high transition. the peak detectors exhibit a fast attack/slow decay response. this feature allows for an extremely fast startup or agc recovery. transmitter power amplifier (pa) the pa of the max7031 is a high-efficiency, open- drain, switch-mode amplifier. the pa with proper out- put- matching network can drive a wide range of antenna impedances, which includes a small-loop pcb trace and a 50 ? antenna. the output-matching network for a 50 ? antenna is shown in the typical application circuit . the output-matching network suppresses the carrier harmonics and transforms the antenna imped- ance to an optimal impedance at paout (pin 5). the optimal impedance at paout is 250 ? . when the output-matching network is properly tuned, the pa transmits power with a high overall efficiency of up to 32%. the efficiency of the pa itself is more than 46%. the output power is set by an external resistor at paout, and is also dependent on the external antenna and antenna-matching network at the pa output. envelope shaping the max7031 features an internal envelope-shaping resistor, which connects between the open-drain output of the pa and the power supply. the envelope-shaping resistor slows the turn-on/turn-off of the pa. envelope shaping is not necessary for fsk. for most applica- tions, the pa pullup inductor should be connected to pavdd instead of rout. fractional-n phase-locked loop (pll) the max7031 utilizes a fully integrated, fractional-n pll for its transmit frequency synthesizer. all pll com- ponents, including the loop filter, are integrated inter- nally. the loop bandwidth is approximately 200khz. power-supply connections the max7031 can be powered from a 2.1v to 3.6v sup- ply or a 4.5v to 5.5v supply. if a 4.5v to 5.5v supply is used, then the on-chip linear regulator reduces the 5v supply to the 3v needed to operate the chip. to operate the max7031 from a 3v supply, connect pavdd, avdd, dvdd, and hvin to the 3v supply. when using a 5v supply, connect the supply to hvin only and connect avdd, pavdd, and dvdd together. in both cases, bypass pavdd, dvdd, and hvin to gnd with a 0.01? and 220pf capacitor and bypass avdd to gnd with a 0.1? and 220pf capacitor.
bypass t/ r , enable, data, agc0-1, and autocal with 10pf capacitors to gnd. place all bypass capaci- tors as close to the respective pins as possible. transmit/receive antenna switch the max7031 features an internal spst rf switch that, when combined with a few external components, allows the transmit and receive pins to share a common anten- na (see the typical application circuit) . in receive mode, the switch is open and the power amplifier is shut down, presenting a high impedance to minimize the loading of the lna. in transmit mode, the switch closes to complete a resonant tank circuit at the pa out- put and forms an rf short at the input to the lna. in this mode, the external passive components couple the output of the pa to the antenna to protect the lna input from strong transmitted signals. the switch state is controlled by the t/ r pin (pin 22). drive t/ r high to put the device in transmit mode; drive t/ r low to put the device in receive mode. crystal oscillator (xtal) the xtal oscillator in the max7031 is designed to pre- sent a capacitance of approximately 3pf between the xtal1 and xtal2 pins. in most cases, this corre- sponds to a 4.5pf load capacitance applied to the external crystal when typical pcb parasitics are added. it is very important to use a crystal with a load capacitance that is equal to the capacitance of the max7031 crystal oscillator plus pcb parasitics. if a crystal designed to oscillate with a different load capacitance is used, the crystal is pulled away from its stated operating frequency, introducing an error in the reference frequency. crystals designed to operate with higher differential load capacitance always pull the ref- erence frequency higher. in actuality, the oscillator pulls every crystal. the crys- tal? natural frequency is really below its specified fre- quency, but when loaded with the specified load capacitance, the crystal is pulled and oscillates at its specified frequency. this pulling is already accounted for in the specification of the load capacitance. additional pulling can be calculated if the electrical parameters of the crystal are known. the frequency pulling is given by: where: f p is the amount the crystal frequency is pulled in ppm. cm is the motional capacitance of the crystal. c case is the case capacitance. c spec is the specified load capacitance. c load is the actual load capacitance. when the crystal is loaded as specified, i.e., c load = c spec , the frequency pulling equals zero. f c cc cc x p m case load case spec = + ? + ? ? ? ? ? ? 2 11 10 6 max7031 low-cost, 308mhz, 315mhz, and 433.92mhz fsk transceiver with fractional-n pll ______________________________________________________________________________________ 15 25 26 27 28 29 30 31 9 10 11 12 13 14 15 18 19 20 21 22 23 24 7 6 5 4 3 2 1 max7031 thin qfn + top view rout pavdd tx/rx1 tx/rx2 paout avdd lnain 8 lnasrc xtal2 n.c. dvdd hvin autoca l agc1 agc0 32 xtal1 data enable t/r rssi df op+ ds+ 17 ds- mixin+ mixin- 16 lnaout mixout ifin- ifin+ pdmin pdmax pin configuration chip information process: cmos
max7031 low-cost, 308mhz, 315mhz, and 433.92mhz fsk transceiver with fractional-n pll 16 ______________________________________________________________________________________ 1 2 3 4 5 6 7 8 c8 l3 c6 910 11 c10 c12 c9 12 l5 c11 13 in out gnd 14 15 16 y2 c13 17 18 19 20 21 22 23 24 c17 r1 25 26 27 28 29 30 32 31 agc1 agc0 max7031 3.0v c23 v dd v dd pavdd rout tx/rx1 tx/rx2 paout avdd lnain lnasrc lnaout mixin+ mixin- ifin+ ifin- pdmin pdmax mixout ds- ds+ op+ df rssi t/r enable data n.c. dvdd hvin autocal agc1 agc0 xtal1 xtal2 autocal c20 c21 y1 l4 c14 c15 data enable c16 transmit / receive c22 c5 c4 c18 c19 c7 l1 l2 c1 c2 r2 r3* *optional power-adjust resistor c24 exposed pad c3 l6 v dd v dd v dd typical application circuit selector guide part carrier f r eq u en c y ( m h z) fsk deviation f r eq u en c y ( k h z) m ax 7031latj+ ? 308 ?1.413 m ax 7031m atj15+ 315 ?5.477 m ax 7031m atj50+ 315 ?9.528 m ax 7031h atj17+ 433.92 ?7.221 m ax 7031h atj51+ 433.92 ?1.663 + denotes a lead(pb)-free/rohs-compliant package. ? contact factory for availability.
max7031 low-cost, 308mhz, 315mhz, and 433.92mhz fsk transceiver with fractional-n pll ______________________________________________________________________________________ 17 max7031 component value for 433.92mhz rf value for 315mhz rf description c1 220pf 220pf 10% c2 680pf 680pf 10% c3 6.8pf 12pf 5% c4 6.8pf 10pf 5% c5 10pf 22pf 5% c6 220pf 220pf 10% c7 0.1? 0.1? 10% c8 100pf 100pf 5% c9 1.8pf 2.7pf ?.1pf c10 100pf 100pf 5% c11 220pf 220pf 10% c12 100pf 100pf 5% c13 1500pf 1500pf 10% c14 0.047? 0.047? 10% c15 0.047? 0.047? 10% c16 470pf 470pf 10% c17 220pf 220pf 10% c18 220pf 220pf 10% c19 0.01? 0.01? 10% c20 100pf 100pf 5% c21 100pf 100pf 5% c22 220pf 220pf 10% c23 0.01? 0.01? 10% c24 0.01? 0.01? 10% l1 22nh 27nh coilcraft 0603cs l2 22nh 30nh coilcraft 0603cs l3 22nh 30nh coilcraft 0603cs l4 10nh 12nh coilcraft 0603cs l5 16nh 30nh murata lqw18a l6 68nh 100nh coilcraft 0603cs r1 100k ? 100k ? 5% r2 100k ? 100k ? 5% r3 0 ? 0 ? y1 17.63416mhz 12.67917mhz crystal, 4.5pf load capacitance y2 10.7mhz ceramic filter 10.7mhz ceramic filter murata sfecv10.7 series table 3. component values for typical application circuit note: component values vary depending on pcb layout.
max7031 low-cost, 308mhz, 315mhz, and 433.92mhz fsk transceiver with fractional-n pll 18 ______________________________________________________________________________________ lna 90 0 rssi if limiting amps 100k ? 100k ? data filter 7 8 9 10 11 12 14 13 fsk demodulator 20 19 rx data 18 15 16 17 30 29 28 24 21 23 22 digital logic 31 32 crystal oscillator 27 3.0v regulator 6 26 pa max7031 5 1 2 rx vco rx frequency divider phase detector charge pump loop filter tx frequency divider i q tx vco ? modulator exposed pad lnain lnasrc tx/rx1 tx/rx2 xtal1 xtal2 hvin avdd rout pavdd paout t/r dvdd enable data autocal agc1 agc0 ds- pdmax pdmin ds+ rssi op+ df ifin+ ifin- mixout mixin- mixin+ lnaout 3 4 functional diagram
max7031 low-cost, 308mhz, 315mhz, and 433.92mhz fsk transceiver with fractional-n pll ______________________________________________________________________________________ 19 package type package code outline no. land pattern no. 32 tqfn-ep t3255+3 21-0140 90-0001 package information for the latest package outline information and land patterns, go to www.maxim-ic.com/packages . note that a ?? ?? or ??in the package code indicates rohs status only. package drawings may show a different suffix character, but the drawing pertains to th e package regardless of rohs status.
max7031 low-cost, 308mhz, 315mhz, and 433.92mhz fsk transceiver with fractional-n pll maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a maxim product. no circu it patent licenses are implied. maxim reserves the right to change the circuitry and specifications without notice at any time. 20 ____________________maxim integrated products, 120 san gabriel drive, sunnyvale, ca 94086 408-737-7600 2010 maxim integrated products maxim is a registered trademark of maxim integrated products, inc. revision history revision number revision date description pages changed 0 5/05 initial release 1 9/08 added + to each part to denote lead-free/rohs-compliant package and explicitly calling out the odd frequency as contact factory for availability 16 2 6/09 made correction in power amplifer (pa) section 14 3 11/10 updated autocal pin function description and fsk demodulator section 11, 12

▲Up To Search▲

Price & Availability of MAX703110

	To Download MAX703110 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .